Characterization and production testing of a quad 12 bit 40 Ms/sec A/D converter with automatic digital range selection for calorimetry

نویسندگان

  • K. Kloukinas
  • S. Bonacini
  • A. Marchioro
چکیده

The AD41240 is a custom made 12-bit 40 MSPS, quadchannel, radiation tolerant analog-to-digital converter for the front-end readout electronics of the CMS Electromagnetic Calorimeter (ECAL) and the CMS Preshower detectors. The A/D converter features a special digital circuitry to allow automatic selection of gain ranges when it is used with a multi gain pre-amplifier. This paper describes the design architecture of the A/D converter as well as the characterization methodology that has been employed to access its performance. It presents also the production testing procedures carried out on a specially designed testbench capable to perform full DC and dynamic tests on packaged parts in about 12 seconds per chip. A total number of 100,000 components will need to be tested. Cumulative results are reported on yield and performance based on data acquired during the production testing of 70,000 components.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A CMOS low power , quad channel , 12 bit , 40 MS / s pipelined ADC for applications in particle physics calorimetry

The AD41240 is a 12-bit, four-channel pipelined analog to digital converter fabricated in a rad-tolerant CMOS technology and capable of running at 40 MHz with a power consumption per channel of 150 mW at 2.5V. The converter core uses a 10 stages pipeline with multiple resolution and converts in 5 clock cycles. The component also contains digital logic that allows to effectively extend the dynam...

متن کامل

A 10 Bit 40-MS/s Pipelined Analog-to-Digital Converter for IEEE 802.11a WLAN Systems

This work describes a 10-bit 40MS/s pipelined analog-to-digital converter (ADC) which is used in IEEE 802.11a WLAN system. This pipelined ADC is consisted of one sample-and-hold (S/H) circuit and nine uniform pipelined stages. In this pipelined ADC, the resolution for the S/H circuit and each single pipelined stage is up to 12 bit and 14 bit respectively at 8 MHz input frequency. The spurious f...

متن کامل

DS CP3BT26.fm

On-chip communications peripherals include: Bluetooth Lower Link Controller, Universal Serial Bus (USB) 1.1 node, CAN, Microwire/Plus, SPI, ACCESS.bus, quad UART, 12-bit A/D converter, and Advanced Audio Interface (AAI). Additional on-chip peripherals include Random Number Generator (RNG), DMA controller, CVSD/PCM conversion module, Timing and Watchdog Unit, Versatile Timer Unit, Multi-Function...

متن کامل

Optimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm

In this paper, convergence rate of digital error correction algorithm in correction of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is a FIR filter with 16 adjustable weights. To adjust weights o...

متن کامل

Optimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity

At high speeds and high resolution, the Pipeline ADCs are becoming popular. The options of different stage resolutions in Pipelined ADCs and their effect on speed, power dissipation, linearity and area are discussed in this paper. The basic building blocks viz. Op-Amp Sample and Hold circuit, sub converter, D/A Converter and residue amplifier used in every stage is assumed to be identical. The ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005